

© 2010 . . . , . . .

( )

« ».

Combined IC & Systems

( – Cadence Design Systems, ).

sion), (Encounter RTL Compiler), (Assura), (Virtuoso), (Virtuoso). (Nlaunch SimVi-

**Nlaunch SimVision**

Nlaunch

Nlaunch – Verilog. Nlaunch

Nlaunch

SimVision –

SimVision

RTL-

: VHDL

### Encounter RTL Compiler

Encounter RTL Compiler (RC) — Cadence RC —  
RTL ( ).  
RC ( 'netlist' )  
RC RTL- ( , ,  
. ).  
( ).

### SoC Encounter

Encounter — ,  
(« »). Encounter  
(Design Rule Constraints, DRC).

### Virtuoso

Virtuoso — Cadence. -  
:  
, . Virtuoso -  
,  
Assura — Virtuoso ,  
(DRC),  
Spectre UltraSim — Virtuoso ,  
Virtuoso  
Virtuoso netlist' -  
-  
-  
-  
GSCLib Cadence 180  
« »  
Cadence  
Cadence  
-  
-  
-